Numerical function generators (NFGs) realize arithmetic functions, such as e x , sin(πx), and √ x, in hardware. They are used in applications where high-speed is essential, such as in digital signal or graphics applications. We introduce the edge-valued binary decision diagram (EVBDD) as a means of reducing the delay and memory requirements in NFGs. We also introduce a recursive segmentation algorithm, which divides the domain of the function to be realized into segments, where the given function is realized as a polynomial. This design reduces the size of the multiplier needed and thus reduces delay. It is also shown that an adder can be replaced by a set of 2-input AND gates, further reducing delay. We compare our results to NFGs designed with multi-terminal BDDs (MTBDDs). We show that EVBDDs yield a design that has, on the average, only 39% of the memory and 58% of the delay of NFGs designed using MTBDDs. key words: Edge-valued binary decision diagrams (EVBDDs), recursive segmentation, piecewise polynomial approximation, numerical function generators (NFGs), programmable architecture.
Introduction
The computation of arithmetic functions, such as trigonometric, logarithmic, square root, and reciprocal functions, has a long history. More than 150 years ago, Charles Babbage designed the difference machine to compute polynomials that could be used to approximate other functions, such as logarithms [27] . The introduction of electronic general purpose computers and special languages like FORTRAN improved upon the speed and ease at which arithmetic functions could be calculated. Well into the beginning of the 21st century, the goals remain the same -to compute functions at high-speed and with relative ease by the user.
In this paper, we propose a design of a programmable numerical function generator (NFG) that computes an arithmetic function in fixed-point representation. It takes advantage of large quantities of inexpensive, programmable logic available in modern FPGAs. Because of FPGAs, there has a) E-mail: nagayama@ieee.org b) E-mail: sasao@cse.kyutech.ac.jp c) E-mail: jon butler@msn.com * This paper is an extension of [16] .
been recent interest in NFGs that realize polynomials that approximate the given function [4, 6-8, 18, 25, 26] . In the past, designs have used uniform segments across the function's domain, where, in each segment, a (generally different) polynomial is used to realize the function. By decreasing the segment size, any desired accuracy can be achieved. Accuracy also depends on the order of the polynomial used in the approximation. Linear [26] and higher order approximations have been considered [4, 6-8, 18, 25] . Linear approximation and uniform segmentation are well suited for some functions like 2 x , sin(πx), and cos(πx), but are not appropriate for other functions like − ln(x) and the entropy function −(x log 2 (x) + (1 − x) log 2 (1 − x)). For such functions, non-uniform segmentation produces realizations with the desired accuracy [3] . In this case, segments are chosen to be as wide as possible while still achieving the specified accuracy. As a result, the segment width is adapted to the local characteristics of the function -wide segments where the function is nearly linear and narrow segments where the function is nonlinear. It follows that this yields the fewest segments needed to achieve the given accuracy. Since the coefficients of the approximating polynomial are stored in local memory, non-uniform segmentation offers a way to reduce the memory requirements of an NFG realized by a memory-constrained FPGA.
In this paper, we propose a new segmentation algorithm and a new programmable architecture. Specifically, we propose the edge-valued binary decision diagram (EVBDD) as a way to design a programmable circuit that maps a given X into a segment, where the function f (X) is realized by a specific polynomial. We also propose a recursive segmentation algorithm that produces segments whose widths are chosen especially to simplify the hardware, while adapting to the degree of nonlinearity of f (X). This approach is a hybrid of an approach [10, 11] that uses a special (non-optimum) non-uniform segmentation and another [22, 24] that uses the optimum non-uniform segmentation.
This paper is divided as follows. The next section introduces preliminary concepts, including an introduction to the EVBDD. In Section 3, we discuss the segmentation of the domain, including a new recursive segmentation method. In Section 4, we discuss the architecture of our proposed NFG. Experimental results are shown for the realization of various functions in Section 5. Here, we compare our results to another programmable architecture that is designed using the multi-terminal BDD (MTBDD). Finally, in Section 6, we provide concluding remarks.
Preliminary Concepts

Number Representation and Error
The value of the input variable X and the function value f (X) are represented in fixed point. Specifically,
is the number of bits in the integer part, and m is the number of bits in the fractional part. Each bit
That is, the fixed-point representation is in 2's complement.
Definition 2:
Error is the absolute difference between the exact value and the value produced by the hardware. Acceptable error is the maximum error that an NFG may assume; it is usually a specification to be satisfied by the hardware. Approximation error is the error caused by a function approximation. Acceptable approximation error is the maximum approximation error that a function approximation may assume. Rounding error is the error caused by removing certain least significant bits either by rounding or by truncation.
Definition 3:
Precision is the total number of bits for a binary fixed-point representation. Specifically, n-bit precision specifies that n bits are used to represent the number; that is, n = l + m. We assume that an n-bit precision NFG has an n-bit input.
Definition 4:
Accuracy is the number of bits in the fractional part of a binary fixed-point representation. m-bit accuracy specifies that m bits are used to represent the fractional part of the number. When the maximum error is 2 −m , the accuracy can be expressed as 1 unit in the last place (ULP). In this paper, an m-bit accuracy NFG is an NFG with an m-bit fractional part of the input, an m-bit fractional part of the output, and a 1 ULP error. 
Edge-Valued Binary Decision Diagram
Definition 6:
A multi-terminal BDD (MTBDD) [5, 19] is an extension of the BDD, and represents an integer function: {0, 1} n → Z, where Z is a finite set of integers. Specifically, x 0 x 0 it is a BDD in which the terminal nodes are not restricted to 0 and 1. Rather, they are labeled by integer values.
Definition 7:
An edge-valued BDD (EVBDD) [9, 19] is an extension of the BDD, and represents an integer function.
An EVBDD consists of one terminal node representing 0 and non-terminal nodes with a weighted 1-edge, where the weight is an integer. Note that, in the EVBDD, 0-edges have weight 0.
Example 1: Fig. 1 (b) and (c) show an MTBDD and an EVBDD for the integer function f defined by Fig. 1(a) . In Fig. 1(b) and (c), dashed lines and solid lines denote 0edges and 1-edges, respectively. Note that the EVBDD has weighted 1-edges. In the MTBDD, terminal nodes represent function values. Thus, to evaluate the function, we traverse the MTBDD from the root node to a terminal node according to the input values, and obtain the function value (an integer) from the terminal node. On the other hand, in the EVBDD, we obtain the function value by summing the weights of the edges traversed from the root node to the terminal node.
(End of Example)
Piecewise Polynomial Approximation Based on Nonuniform Segmentation
Uniform and Non-uniform Segmentations
The realization of a function f (X) in hardware is done by dividing the domain X of the function into segments. We choose non-uniform segments, which means that each segment width is chosen so that the given acceptable approximation error ε a is just met. Therefore, if the function is close to linear in a linear approximation, then a wide segment occurs. And, if the function is highly nonlinear, a narrow segment occurs. In each case, the maximum error in the segment is ε a . Finding an optimum segmentation is an important part of the design process. Within each segment, a polynomial is used to approximate f (X) in that segment. If the segment is sufficiently small, the polynomial will approximate f (X) to the desired accuracy. For example, if the segment is very small, even a linear approximation will be sufficiently accurate. However, when the segment size is small, too many segments may be required, and there may not be enough memory to store all the required coefficients. Thus, for memory-constrained implementations (e.g. FPGA), it is important to reduce the number of segments while achieving the desired accuracy. There are two methods to reduce the number of segments.
One uses a higher order polynomial to approximate the function. In general, a higher order polynomial results in larger segments, and so reduces the number of segments. However, for certain functions like − ln(X) and the entropy function, just using a higher order polynomial cannot reduce the number of segments effectively. Most of existing methods [4, [6] [7] [8] 18, 25, 26] use uniform segmentation, which partitions the domain into segments with the same size. In such a segmentation, the most significant bits of X are used to specify a segment, and the least significant bits determine a point within that segment. The size of all segments is the same as the smallest segment size needed to achieve the desired accuracy. Therefore, depending on functions, uniform segmentation can yield too many segments even if a higher order polynomial is used [15, 17] .
To reduce the number of segments for such functions, there is another method, non-uniform segmentation. In this method, segments are chosen to be as wide as possible while still achieving the desired accuracy. Such an optimum nonuniform segmentation yields the fewest segments for the given function, and so reduces memory size to store all the coefficients [15, 22, 24] .
Example 2: Fig. 2 shows uniform and non-uniform segmentations of arcsin(X), where X has 6-bit accuracy, the function is approximated by quadratic polynomials, and the acceptable approximation error is 2 −8 . The number of uniform segments is 32, while the number of non-uniform seg-
Step:
1.
For [A, B), compute the maximum approximation error
Repeat Steps 1, 2, and 3 for each new segment recursively, until the maximum approximation errors are smaller than ε a in all segments. ments is only 4.
Recursive Segmentation Algorithm
Although non-uniform segmentation yields fewer segments than uniform segmentation, non-uniform segmentation requires an additional circuit that maps a given X into a segment. Lee et al. [11] have proposed a special non-uniform segmentation, hierarchical segmentation, to simplify the additional circuit. However, since their method has only four segmentation types which simplify the additional circuit, the generated segmentation does not always adapt to the degree of nonlinearity of the given function. In this section, to reduce both hardware complexity and the number of segments, we present a new non-uniform segmentation method, recursive segmentation, that is a hybrid of the method [11] and our previous method [15, 22, 24] . Fig. 3 shows the recursive segmentation algorithm. The inputs for this algorithm are a numerical function f (X), a domain [A, B) for X, an accuracy m in of X, a polynomial order d, and an acceptable approximation error ε a . Then, this algorithm produces t segments [A, P 0 ), [P 0 , P 1 ), . . . , [P t−2 , B) by recursively partitioning a segment into two equal-sized segments until achieving the acceptable approximation error ε a in all segments. Note that this algorithm restricts the width w i of each segment to w i = 2 h i × 2 −m in , where h i is an integer. That is, the segmentation points P i are restricted to values of which the least significant h i bits are 0 (i.e., P i = (. . . p − j+1 p − j 00 . . . 0) 2 , where j = m in − h i ). As shown in Fig. 3 , the number of segments depends on the maximum approximation error ε d (A, B). In this paper, we use the Chebyshev approximation polynomials. For a segment [S, E] of f (X), the maximum approximation error of the dth-order Chebyshev approximation ε d (S, E) is given by [12] :
This algorithm can be applied to any given domain [A, B). However, a wide domain necessarily requires a large number of segments. In this case, we can reduce the given domain to a narrower domain by using a range reduction technique [1, 13] , as is done with existing methods based on uniform segmentation.
Computation of the Approximate Value
For each segment, f (X) is approximated by the corresponding polynomial function g(X, i). That is, the
where i is a segment index assigned to each segment, and the coeffi-
. . ,C 0 (i) are derived from the dthorder Chebyshev approximation polynomial [12] .
For each segment [S i , E i ), since S i ≤ X < E i holds, we can offset X by S i to compute the polynomial g(X, i). By using the offset input (X − S i ) instead of X, we reduce the size of multipliers needed to compute g(X, i). By substituting X − S i + S i for X, we transform g(X, i) as follows:
Let the coefficients of (
Then, we have
This transformation reduces the multiplier size (see Section 4.3). That is, instead of using the entire value X, as in the approximation
requiring the maximum number of bits to represent X, we use (1) to approximate the function, where typically smaller number of bits is needed to realize X − S i .
Segment Index Encoder
Coefficient Memory
(b) Computation of X − S i using AND gates.
Fig. 4
Architecture of the NFG based on 2nd-order polynomials. Fig. 4 shows the architecture of the NFG based on a 2ndorder polynomial. As shown in Fig. 4(a) , polynomials of the form (1) are realized using a segment index encoder (SIE), a coefficient memory, circuits for (X − S i ) k (k = d, d − 1, . . . , 2), multipliers, and adders. Since modern FP-GAs have logic elements, synchronous memory blocks, and dedicated multipliers, this architecture is efficiently implemented by those hardware resources in an FPGA. This architecture can realize any non-uniform segmentation. However, when recursive segmentation is used, we can realize X − S i using 2-input AND gates instead of an adder. As mentioned in the previous section, the least significant h i bits of S i are 0, and
Architecture of the NFG
. . = s −m in = 0 because of the way S i is chosen.) Therefore, X −S i has 1's only in the least significant h i bits, and these 1's occur in exactly the same position as the 1's in X. Thus, as shown in Fig. 4(b) , we realize X − S i using AND gates driven on one side by S i , the complement of S i . The SIE converts X into a segment index i. It realizes the segment index function seg f unc(X) : {0, 1} n → {0, 1, . . .,t − 1} shown in Fig. 5(a) , where X has n bits, and t denotes the number of segments.
4.1 Architecture of the SIE Fig. 5(b) shows an LUT cascade [22, 23] that realizes seg f unc(X). The LUT cascade is obtained by functional decomposition using an MTBDD for seg f unc(X) [20, 21] , and can realize any seg f unc(X), where the size of the LUT cascade depends on the number of segments. [15] has shown that this size can be reduced by reducing the number of segments. This section presents a new programmable architecture for the SIE that reduces the size and delay time. Fig. 5(c) shows the new architecture. To realize seg f unc(X) using the SIE in Fig. 5(c) , we represent seg f unc(X) using an EVBDD. And then, by decomposing the EVBDD, we obtain the SIE that consists of an LUT cascade and adders. In an LUT cascade, the interconnecting lines between adjacent LUT memories are called rails. In this case, the rails represent sub-functions in the EVBDD. The outputs from each LUT memory other than rails represent the sum of weights of edges. In this paper, we call such outputs Arails (adder rails). To the best of our knowledge, this is the first design method using an EVBDD to produce the cascaded programmable architecture. Fig. 1 , we obtain the SIEs in Fig. 6. Fig. 6(a) and (b) illustrate the correspondences between each LUT memory and decompositions of the MTBDD and the EVBDD, respectively. In these figures, the column labeled as 'r i ' in the table of each LUT denotes the rails that represent sub-functions in BDDs. The column 'a i ' in Fig. 6(b) denotes the Arails that represent the sum of weights of edges. In the MTBDD, numbers assigned to edges that cut across the horizontal lines represent sub-functions. In the EVBDD, "(a i , r i )" assigned to edges that cut across the horizontal lines represent the sum of weights and sub-functions, respectively. The SIE in Fig. 6 (a) requires 2 2 × 2 + 2 3 × 3 + 2 4 × 3 = 80 bits and 3 levels (3 LUT memories). On the other hand, the SIE in Fig. 6 (b) requires 2 2 × 4 + 2 2 × 2 + 2 2 × 1 = 28 bits and 4 levels (3 LUT memories + 1 adder).
Example 3: By decomposing the MTBDD and EVBDD in
(End of Example) This paper uses two terms: MT SIE and EV SIE denote the SIEs designed using an MTBDD ( Fig. 5(b) ) and an EVBDD ( Fig. 5(c) ), respectively. Both the MT SIE and the EV SIE can realize any non-uniform segmentation. In both cases, the size of LUT memories depends on the number of segments. Specifically, Theorem 1: Let seg f unc(X) be a segment index function with t segments. Then, there exists an EV SIE for seg f unc(X) with at most log 2 t rails and log 2 t Arails.
Proof: See Appendix. The size of LUT memories and the number of levels of an EV SIE depend on the decomposition of an EVBDD. To x 0 x 0
x 3 x 2 r 0 obtain the optimum decomposition, we can use optimization algorithms for heterogeneous multi-valued decision diagrams (MDDs) [14] .
Programmability of the SIE
The LUT memories of the SIEs shown in Fig. 5(b) and (c) are implemented by embedded RAMs (e.g. M4Ks) in an FPGA. Thus, by changing the data for the LUT memories and the coefficient memory, a wide class of numerical functions can be realized by a single architecture. Since just changing the RAM data can switch numerical functions, we can switch functions even while the FPGA is running. Fig. 7 and Fig. 8 show the details of the LUT cascade and the control circuit for changing the RAM data, respectively. In these figures, 'mode' denotes a signal to switch between the operation mode and the program mode of the LUT cascade. The control circuit consists of a counter and a decoder, and generates address and write enable signal for each RAM sequentially.
To the best of our knowledge, a programmable architecture for the SIE has never before been proposed.
Reduction of the Size of the Multiplier
Since large multipliers have large delay, it is important to reduce multiplier size. We do this in two ways; Reduce the number of bits needed to represent 1. the coefficients and 2. the variables (X − S i ).
To reduce the number of bits in the coefficients, we use a scaling method [10] . We first shift right the coefficients. Then, we apply rounding. Then, we do the actual multiplication. And, finally, we shift left the product to compensate for the original shift right of the coefficients. This process is similar to floating point multiplication. A side effect is that rounding error is increased, since rounding occurs on a smaller value. In applying this method, we choose the largest exponent (right shift) that produces an error no greater than the given acceptable error [15] . If this yields an exponent of 0 (no right shift), in all segments, then we do not use the scaling method.
To reduce the value of the variable X − S i , we make the following observation. In each segment [S i , E i ), we have X − S i < E i − S i . Thus, reducing the segment width E i − S i reduces X − S i for X near E i . However, this also increases the number of segments, and thus the size of coefficient memory. We show a segment reduction technique that does not increase the coefficient memory size.
In an FPGA implementation, the coefficient memory in Fig. 4 has 2 u words, where u = log 2 t and t is the number of segments. Therefore, we can increase the number of segments up to t = 2 u without increasing the coefficient memory size. From Theorem 1, the size of the EV SIE also depends on the value of u. Increasing the number of segments to t = 2 u rarely increases the size of the EV SIE. We reduce the size of segments by dividing the largest segment into two equal sized segments up to t = 2 u . Table 1 compares the number of segments for various segmentation methods based on a 2nd-order Chebyshev ap- proximation. In Table 1 , "No. of uniform segs" shows the number of uniform segments, "No. of nonuni. segs" shows the number of non-uniform segments produced by [15] , and "Recursive" denotes the recursive segmentation method shown in this paper. In the column "Recursive", the sub-column "No. of segs 1" shows the number of segments produced by the segmentation algorithm shown in Section 3. The sub-column "No. of segs 2" shows the number of segments produced by additionally applying the reduction method of multiplier size shown in Section 4. The sub-column "Time" shows the total CPU time, in milliseconds, for both the segmentation algorithm and the reduction method of multiplier size. Table 1 shows that uniform segmentation requires excessively many segments to approximate certain functions, such as tan(πX). Existing methods based on uniform segmentation cannot implement those functions in conventional FPGAs because the required coefficient memory is too large. Actually, many existing methods have not realized tan(πX) in domain [0, 0.5). This is because tan(πX) in [0, 0.5) can be computed by sin(πX)/ cos(πX) or a combination of tan(πX) in [0, 0.25] and 1/ tan(πX ), where X = 0.5 − X, and those functions can be implemented by the existing methods. However, these require multiple NFGs that realize elementary functions, such as sin, cos, or the reciprocal function. On the other hand, the non-uniform or recursive segmentation described here can compactly realize tan(πX) with a single NFG, since non-uniform and recursive segmentation methods require many fewer segments. For all functions in Table 1 , the non-uniform segmentation method [15] requires the fewest segments among the three segmentation methods. Although our recursive segmentation algorithm restricts the segmentation points, it requires only up to 2.2 times more segments than nonuniform segmentation [15] . That is, our recursive segmentation algorithm generates a segmentation appropriate to the given function, while restricting the segmentation points. Thus, our recursive segmentation produces a small coefficient memory for the given function. In the next section, we show that recursive segmentation reduces the size of SIE, as well. Table 2 compares the FPGA implementation results of the MT SIE and EV SIE. In this table, "LUT size" shows the total size of LUT memories used in the SIE, in bits. Note that the size of LUT memory and LE, the number of logic elements, are 0 for e X and sin(πX) when recursive segmentation is used. This is because our algorithm generated uniform segments as shown in Table 1 , and so an SIE was not needed. In the experiment that produced the data in Table 2 , we optimized the decomposition of the MTBDDs and EVB-DDs by requiring the size of each LUT memory used in these SIEs to be 4K bits, the same as the RAM block (M4K) of the FPGA. Table 2 shows that, for optimum non-uniform segmentation, the EV SIEs have smaller LUT memory size than the MT SIEs. For example, for tan(πX), the LUT memory size of the EV SIE is only 10% of the size needed by the MT SIE. For tan(πX), the LUT memory size of MT SIE is quite large because the number of non-uniform segments is large. From experiments with uniform segmentation, we know that for tan(πX), the total memory size needed by the NFG using the MT SIE is only 1.5% of the total memory size needed by the NFG based on uniform segmentation (i.e. the existing methods). However, this is still too large to implement with the FPGA. By using the EV SIE, we can re-duce the LUT memory size significantly, and make the NFG implementable with the FPGA.
Experimental Results
Number of Segments and Computation Time
FPGA Implementation of SIEs
Our recursive segmentation can reduce both the LUT memory size and the delay time of the MT SIEs. Especially, for X ln(X), using an MT SIE designed for recursive segmentation has only 34% of the LUT memory size and 59% of the delay of the MT SIE designed for optimum nonuniform segmentation.
By using recursive segmentation and the EV SIE, we can reduce both LUT memory size and delay time of SIEs significantly. For all functions in Table 2 , both LUT memory size and delay time of the EV SIEs for recursive segmentation are much smaller for the MT SIEs. In terms of the number of LEs, the EV SIEs for recursive segmentation require only up to 1.3 times more LEs than the MT SIEs. Therefore, designing an EV SIE for recursive segmentation yields faster and more compact SIEs than obtained by previous methods. The design is formal and is easily programmed. [15] , where EVNFGs are based on recursive segmentation and MTNFGs are based on the optimum non-uniform segmentation. Both NFGs have 23-bit precision (23-bit accuracy). Table 5 Comparison of design methods.
FPGA Implementation of NFGs
Segmentation methods SIEs
Non-uniform Recursive · Smaller coefficient memory · Larger coefficient memory MT · Largest and slower SIE · Smaller and faster SIE · Smaller coefficient memory · Larger coefficient memory EV · Larger and slowest SIE · Smallest and fastest SIE From Table 2 and Table 3 , we can see that the LUT memory size of MT SIE accounts for more than 2/3 of the total memory size of the MTNFG. On the other hand, by using recursive segmentation and EV SIE, the LUT memory size needed for the SIE can be reduced to less than 1/4 of the total memory size of the EVNFG. Thereby, the EVN-FGs require only 21% to 64% of memory size needed for the MTNFGs. For arcsin(X) and √ X, as shown in Table 1 , our recursive segmentation requires a coefficient memory that is about twice as large as needed for the optimum non-uniform segmentation. Nevertheless, by using EV SIEs, the total memory sizes of EVNFGs can be reduced to about 60% of the memory sizes of MTNFGs. Further, Table 3 shows that EVNFGs require fewer LEs and levels (i.e., shorter latency) than MTNFGs, and the delay time of EVNFGs is only about 24% to 94% of the delay time of MTNFGs.
To compare our NFG with the existing NFG based on another non-uniform segmentation method (hierarchical segmentation) shown in [11] , we implemented our 24-bit precision NFGs for X ln(X) and "humps" function using the Xilinx Virtex-II FPGA (XC2V4000-6) and the Synplify Premier 8.5. The humps function is a quotient of polynomials humps = 0.0004x + 0.0002
. Table 4 compares the FPGA implementation results of our NFGs and the NFGs shown in [11] . For the humps function, the memory size of the NFG is not shown in [11] . From these results, we can see that our NFGs using recursive segmentation and the EV SIE can realize a wide range of functions faster and more compactly than existing NFGs.
Comparison of Design Methods
As for the segmentation, we have two methods: optimum non-uniform and recursive, and as for the SIE, we have two methods: MT SIE and EV SIE. Thus, there exist four different design methods. Table 5 compares four design methods: they are abbreviated as Non-uniform MT, Recursive MT, Non-uniform EV, and Recursive EV.
Roughly speaking, the non-uniform segmentation produces a smaller coefficient memory, but a larger and slower SIE. On the other hand, the recursive segmentation produces a larger coefficient memory, but a smaller and faster SIE. As for the SIE, the EV SIE requires smaller LUT memories than the MT SIE. However, the EV SIE requires a cascade of adders that often makes the NFG slower than one with the MT SIE.
Non-uniform MT produces a small coefficient memory, but its SIE has the largest LUT memory size among the four methods. Thus, Non-uniform MT results in NFGs with large memory size.
Recursive MT produces a smaller and faster SIE than Non-uniform MT. However, the reduction of LUT memory size in the SIE is insufficient to compensate for the increase in the coefficient memory. Thus, NFGs with Recursive MT are faster than with Non-uniform MT, but still require large memory size.
Non-uniform EV produces a small coefficient memory and the SIE with smaller LUT memories than Nonuniform MT. However, the SIE is the slowest among the four methods. Thus, NFGs with Non-uniform EV require smaller memory size than with Non-uniform MT, but they are the slowest among the four methods.
Recursive EV produces the smallest and the fastest SIE among the four. And, the reduction of LUT memory size in the SIE is sufficient to compensate for the increase in the coefficient memory. Thus, NFGs with Recursive EV are the smallest and the fastest among the four.
Concluding Remarks
We have presented design methods for numerical function generators using recursive segmentation and EVBDDs. Our recursive segmentation is a hybrid approach of an optimum non-uniform segmentation that produces the fewest segments and a segmentation that reduces hardware complexity. Thus, our recursive segmentation reduces the sizes of both the coefficient memory and the SIE. We have proposed a new programmable architecture and its design method using EVBDDs. We have shown that using both the new segmentation method and the new architecture can produce faster and more compact programmable NFGs than the existing NFGs. We also show that an adder can be replaced by a set of 2-input AND gates, thus reducing the delay. Experimental results show 1. recursive segmentation yields MT SIEs that have only 49% of the LUT memory size and 55% of the delay of MT SIEs based on optimum segmentation 2. by using EVBDDs to realize recursive segmentation, we reduce LUT memory size and delay of the segment index encoders. On the average, this yields EV SIEs that require only 8% of the LUT memory size and 36% of the delay of segment index encoders designed by optimum non-uniform segmentation, and 3. overall, our NFGs require, on the average, only 39% of the memory and 58% of the delay associated with NFGs based on MT SIEs and optimum non-uniform segmentation.
These results are for a suite of seven functions, including e x , sin(πx), and √ x.
